This project is a JPEG decoder core for FPGA written in Verilog. Fast decode performance suitable for video playback Support a minimal JPEG baseline feature set. Be well tested (with verification ...