Closed-loop design verification: synthetic ADC impairment models plus 59 ready-to-run examples covering simulation, analog diagnosis, digital calibration, and visualization workflows. Battle-tested: ...