Abstract: Optimizing the layout of sparse planar arrays constrained by minimum element spacing to reduce the peak sidelobe level (PSLL) is a difficult and challenging task in engineering applications.